
HD74SSTV16842

11-bit to 22-bit Buffer with SSTL_2 Inputs and Outputs

HITACHI

ADE-205-602A (Z)

Rev.1
May 2001

Description

The HD74SSTV16842 is a 11-bit to 22-bit buffer designed for 2.3 V to 2.7 V V_{cc} operation and SSTL_2 data (A) inputs.

Features

- Supports SSTL_2 data inputs
- Flow through architecture optimizes PCB layout


Function Table

Input A	Output Y
L	L
H	H

H : High level

L : Low level

Pin Arrangement



(Top view)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC} or V_{DDQ}	-0.5 to 3.6	V	
Input voltage ^{*1}	V_I	-0.5 to $V_{DDQ}+0.5$	V	
Output voltage ^{*1,2}	V_O	-0.5 to $V_{DDQ}+0.5$	V	
Input clamp current	I_{IK}	±50	mA	$V_I < 0$ or $V_I > V_{CC}$
Output clamp current	I_{OK}	±50	mA	$V_O < 0$ or $V_O > V_{DDQ}$
Continuous output current	I_O	±50	mA	$V_O = 0$ to V_{DDQ}
V_{CC} , V_{DDQ} or GND current / pin	I_{CC} , I_{DDQ} or I_{GND}	±100	mA	
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air)	P_T	1	W	TSSOP
Storage temperature	T_{stg}	-65 to +150	°C	


Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This current will flow only when the output is in the high state and $V_O > V_{DDQ}$.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	V_{CC}	V_{DDQ}	2.5	2.7	V	
Output supply voltage	V_{DDQ}	2.3	2.5	2.7	V	
Reference voltage	V_{REF}	1.15	1.25	1.35	V	$V_{REF} = 0.5 \times V_{DDQ}$
Termination voltage	V_{TT}	$V_{REF}-40$ mV	V_{REF}	$V_{REF}+40$ mV	V	
Input voltage	V_I	0	—	V_{CC}	V	
AC high level input voltage	V_{IH}	$V_{REF}+310$ mV	—	—	V	A
AC low level input voltage	V_{IL}	—	—	$V_{REF}-310$ mV	V	A
DC high level input voltage	V_{IH}	$V_{REF}+150$ mV	—	—	V	A
DC low level input voltage	V_{IL}	—	—	$V_{REF}-150$ mV	V	A
High level output current	I_{OH}	—	—	-20	mA	
Low level output current	I_{OL}	—	—	20	mA	
Input transition rise or fall time	$\Delta t / \Delta v$	—	—	10	ns/V	
Operating temperature	T_a	0	—	70	°C	

Logic Diagram



Electrical Characteristics

Item	Symbol	V_{CC} (V)	Min	Typ	Max	Unit	Test Conditions
Input diode voltage	V_{IK}	2.3	—	—	-1.2	V	$I_{IN} = -18$ mA
Output voltage	V_{OH}	2.3 to 2.7	$V_{CC} - 0.2$	—	—	V	$I_{OH} = -100$ μ A
		2.3	1.95	—	V_{DDQ}	V	$I_{OH} = -16$ mA
	V_{OL}	2.3 to 2.7	—	—	0.2	V	$I_{OL} = 100$ μ A
		2.3	0	—	0.35	V	$I_{OL} = 16$ mA
Input current (All inputs)	I_{IN}	2.7	—	—	± 5	μ A	$V_{IN} = 2.7$ V or 0
Quiescent supply current	I_{CC}^{*2}	2.7	—	—	45	mA	$V_{IN} = V_{IH(AC)}$ or $V_{IL(AC)}$, $I_O = 0$
Dynamic operating per each data input	I_{CCD}^{*2}	2.7	—	—	20	μ A/	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$, data One data input switching at input 50% duty cycle.
Output high ⁻³	r_{OH}	2.3 to 2.7	7	—	20	Ω	$I_{OH} = -20$ mA
Output low ⁻³	r_{OL}	2.3 to 2.7	7	—	20	Ω	$I_{OL} = 20$ mA
$ r_{OH} - r_{OL} $ each separate bit ⁻³	$r_{O(\Delta)}$	2.5	—	—	4	Ω	$I_O = 20$ mA, $T_a = 25^\circ$ C
Input capacitance	Data inputs C_{IN}	2.5 ⁻¹	2.5	—	3.5	pF	$V_I = V_{REF} \pm 310$ mV


- Notes:
1. All typical values are at $V_{CC} = 2.5$ V, $T_a = 25^\circ$ C.
 2. Total I_{CC} (max) = $I_{CC} + \{I_{CCD}(\text{Data}) \times 11\}$
 3. This is effective in the case that it did terminate by resistance.

Switching Characteristics

Item	Symbol	$V_{CC} = 2.5 \pm 0.2 V$			Unit	FROM (Input)	TO (Output)
		Min	Typ	Max			
Propagation delay time ^{*1}	t_{PLH} t_{PHL}	1.6	—	2.8	ns	A	Y


Note: 1. This timing relationship is specified into test load (see waveforms – 1) with all of the outputs switching.

Test Circuit




- Notes:
1. C_L includes probe and jig capacitance.
 2. $V_{TT} = V_{REF} = V_{DDQ} \times 0.5$
 3. Input waveform : PRR = 10 MHz, $Z_o = 50 \Omega$,
Input slew rate = 1 V/ns $\pm 20\%$ (unless otherwise noted.)

Waveforms – 1



Package Dimensions

Unit: mm



*Pd plating

Hitachi Code	TTP-64D
JEDEC	—
EIAJ	Conforms
Mass (reference value)	0.47 g

Disclaimer

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	: http://semiconductor.hitachi.com/
	Europe	: http://www.hitachi-eu.com/hel/ecg
	Asia	: http://sicapac.hitachi-asia.com
	Japan	: http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: <1>(408) 433-1990 Fax: <1>(408) 433-0223	Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 585200
	Hitachi Europe GmbH Electronic Components Group Domacher StraÙe 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel: <65>-538-6533/538-8577 Fax: <65>-538-6933/538-3877 URL: http://www.hitachi.com.sg	Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP URL: http://www.hitachi.com.tw
--	---

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: <852>-(2)-735-9218 Fax: <852>-(2)-730-0281 URL: http://semiconductor.hitachi.com.hk
--

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan.
Colophon 4.0